



Hi everybody. My name is Gus Smith, and I'm a PhD candidate at the University of Washington's PLSE lab. Today I'm going to be talking about why we should generate compilers from hardware models.



First, let me shout out my coauthors in PLSE: Ben, Vishal, Andrew, Rene, and Zach, some of whom are in the audience today!



In 2020, Sara Hooker from Google Research released a paper titled the Hardware Lottery. The thesis of this paper is that

[build] ...

She argues that, for example, the current track of matrix-multiplication-based advances in machine learning are undeniably linked to the abundance of hardware for matrix multiplication, and that other research directions in machine learning are subsequently less likely to be successful.

The hardware lottery is a direct challenge to us in this room. By my reading, the takeaway for our community is that [build] new platforms (that is, new hardware and their associated compiler stack) should be easier to build, so that the best ideas win — not just the ideas with hardware on their side!


In this talk, I'm going to focus on what I know: [build] compilers. So, let's ask the question, [build] why *are* compilers so difficult

The Hardware Lottery	
Sara Hooker	
Google Research, Brain Team	
shooker@google.com 2020	
d compilers have a dispropor	
2020	
d compilers have a dispropor	

The Hardware Lottery	7
Sara Hooker	
Google Research, Brain Team shooker@google.com	20
compilers have a disprop /hich research ideas suc	
our community: new platf ck) should be easier to b	

	The Hardware Lottery		
	Sara Hooker		
	Google Research, Brain Team shooker@google.com	20	
deciding v	compilers have a disprop which research ideas succ our community: new platf	ceed or fail.	

	The Hardware Lottery	
	Sara Hooker	
	Google Research, Brain Team shooker@google.com	
	2020	
	compilers have a disproportionate ro	le in
deciding v	which research ideas succeed or fail.	
Takeaway for c	our community: new platforms (hardw	are
Takeaway for c + compiler sta	our community: new platforms (hardw ck) should be easier to build, so that best ideas win!	vare the



Imagine we have

[build] a hardware engineer who

[build] builds a new hardware design. If she wants to run

[build] programs on her hardware, she'll need a

[build] compiler that

[build] compiles programs to run on her design. This requires

[build] a compiler engineer, who, with much time and effort

[build] builds a compiler, whose design is informed not only by

[build] the hardware design itself, but also by

[build] communications with the hardware designer,

[build] any documentation that exists for the design, and finally, by

[build] the compiler engineer's own internal model of how the hardware works. If that's not confusing enough, if the team wants to ensure the compiler is correct, they'll hire

[build] a verification engineer to

[build] build a

[build] formal verification model, which


[build] models the hardware and


[build] verifies that the compiler is correct. Similarly to the compiler, the design of the verification model is informed by


[build] communications with the hardware designer,


[build] the hardware design itself,


[build] the documentation, and [build] the verification engineer's own ideas about how the hardware works. [build] If this is looking a little complicated, well, I agree! But the process of building a compiler is more than just confusing; it also [build] requires significant developer effort,




































































Which is clear once we see the sheer number of individual contributors and time that have gone into major open source compilers like gcc, the hardware synthesis tool Yosys, and the deep learning compiler TVM.





Furthermore, building a compiler is a [build] bug-prone process. In fact,






You can build a strong research career centered on finding and fixing bugs in these large, open-source compilers.






And to make matters worse, these costs are multiplicative. That is,



...for each new piece of hardware,

[build] the entire process needs to be repeated to build a new compiler. Though there exists compiler frameworks such as LLVM and MLIR which lessen the burden on compiler engineers, the process still requires significant effort and expertise.





So we asked the question ...

What we've seen is that [build] ... And, importantly, [build] ...

A natural question after all of this is [build] ...

It might sound optimistic given how much effort it is to build a compiler, but let's at least entertain the possibility.


Why are compilers hard to build?


Building a compiler requires significant engineering effort and induces numerous bugs.

Why are compilers hard to build?

Building a compiler requires significant engineering effort and induces numerous bugs.

Those costs are multiplied with every new hardware design.





In the ideal case, our

[build] hardware designer still builds their hardware design. But now, that design is read by

[build] a compiler generator, which

[build] generates a compiler directly from their hardware implementation.


Automating compiler construction would save an immense amount of


[build] engineering effort and time.


In addition, depending on how the compiler generator is built, the generator could


[build] verify the compiler as it's being generated, producing


[build] a bug-free compiler, saving verification time and effort as well.


















But best of all, this approach can scale


[build] as every new hardware design can reuse


[build] the same compiler generator, removing that multiplicative factor on effort and bugs that exists today.

In this ideal world,

[build] there is no hardware lottery, at least not because of compilers.











So we see that [build] ... [build] ... What if compilers were synthesized? Automatically generating compilers can reduce engineering effort and eliminate bugs. What if compilers were synthesized? Automatically generating compilers can reduce engineering effort and eliminate bugs. Furthermore, the approach scales with new hardware designs, thus fighting against the hardware lottery!




With that, I will now introduce the thesis statement of this talk, in which I claim [build] ...



Compilers should be generated from formal models of hardware.


With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.




Here's our roadmap for the rest of the talk.



Let's talk about why now is the time to do this research.



We claim that, with the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make automatic generation of compilers a reality.



First, let's talk about what we mean by the growing diversity of hardware.



As soon as I mention the diversity of hardware, I'm sure that the first thing that pops into peoples' minds is hardware for machine learning, such as [build] GPUs and

[build] custom machine learning ASICs.

Yet even within

[build] processors like Apple's A16, we're seeing the addition of specialized accelerators like GPUs and Neural Engines.

Consider also platforms like

[build] Xilinx's Zynq chip, which includes both an ARM CPU and a reconfigurable FPGA, making quite an interesting target for compilers.

Lastly, far from the realm of silicon-based computing, people have begun computing using things like

[build] DNA strand displacement or

[build] metamaterials.

Though these are far from what we would normally consider "hardware", they require compilers nonetheless!

Given the dizzying array of hardware available today, it's clear that


[build] hardware is growing more diverse, and that compilers for new hardware are desperately needed.


This diversity can be intimidating:


[build] how could we possibly generate compilers for all of this hardware?


But the explosion of new hardware platforms actually works in our favor,


[build] because as hardware diversifies, it gets more specialized, and thus, potentially easier to target with automated methods.




























Previous work on automatically generating compilers largely focuses on


[build] processors.

Generating compilers for processors is

[build] quite a difficult task, as processors are general purpose, and compilers for general purpose processors must handle all of their capabilities.








On the other hand, all of the new hardware we're talking about is special purpose,

[build] which makes the task of reasoning about hardware's behavior much more feasible for automated methods.

But not only is our hardware more amenable to automated reasoning; our tools for automated reasoning are now powerful enough to take on the task of automated compiler generation.




Consider, for example, [build] SAT and SMT solvers, whose performance have been [build] steadily increasing,


Or the relatively new technique of [build] equality saturation, which has already shown great promise for compiler construction,


And of course it wouldn't be a talk in 2023 if I didn't mention


[build] large language models, which are powerful tools for generating hardware code, among other tasks.


Given that this is only a small selection of the automated reasoning tools available, it's clear that [build] ...














So, why is now the time to make the automatic generation of compilers a reality? Well,


[build] ...


Furthermore,


[build] ...


Finally,

[build] ...












Now,



...let's talk about a concrete example of generating a compiler from hardware models, in a project we call Lakeroad.



We keep talking about the growing diversity of hardware platforms. Now, [build] let's look at a concrete example: FPGAs.





FPGAs are reconfigurable devices that can be used to implement hardware.

At a high level, though, you can think of an FPGA as being a bag filled with parts, or primitives.



In the past, FPGAs consisted only of

[build] lookup tables, which are primitives that can be configured to implement logic gates.


Over the years, FPGAs have added specialized primitives such as


[build] carry chains to implement fast arithmetic.


One of the most interesting and impactful additions to FPGAs has been the inclusion of

[build] digital signal processors or DSPs, which are small, programmable embedded processors.











So we can see that

[build] ...


[build] Are new primitives a challenge for FPGA compilers, as our thesis would suggest?





To test this, we will attempt to compile a simple hardware design onto a Xilinx FPGA's DSP.


In our case, our simple design takes four inputs and computes this expression in three pipeline stages.




The Xilinx DSP documentation claims that this expression is supported on the DSP. But when we attempt to compile our design using the state of the art compiler for Xilinx FPGAs, we see a surprising result.

Generating Compilers	→ Why Now?> Ca	se Study: Lakeroad	→ Call to Action
	A	re new primitive	s a challenge for FPGA compilers?
	_		
Repo	ort Cell Us	age:	
+	+	++	
	Cell	Count	
+	+	++	
1	DSP48E	1 2	
2	LUT2	10	
3	SRL16E	10	
4	FDRE	10	
+	+	++	
			-

We see that the design is in fact compiled onto DSPs; but instead of [build] using a single DSP as expected, it uses two DSPs and ten look up tables.






So, are new primitives...


From our brief experiment, it seems like the answer is [build] yes! [build] But this is unsurprising...






Generating Compilers ------> Why Now? ------> Case Study: Lakeroad ------> Call to Action

The manual for our Xilinx DSP alone is [build] over 75 pages long.








Furthermore, instantiating a DSP requires

[build] setting over 100 ports and parameters, while


[build] obeying strict requirements on port and parameter values, described throughout the 75 page manual.

With all of these complex interdependencies on what values are legal for which parameters based on the values of other parameters, [build] configuring a DSP is starting to sound a lot like writing a program.



parameter integer ACASCREC	i = 1,	-			Multiplexer Out	-	
parameter integer ADREG =		W OPMODE[8:7]	Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	X Multiplexer Output	Notes
parameter integer ALUMODER	REG = 1,	xx	ххх	хх	00	0	Default
<pre>parameter AMULTSEL = "A", parameter integer AREG = 1</pre>		xx	xxx	01	01	М	Must select with OPMODE[3:2] = 01
parameter AUTORESET_PATDET		xx	xxx	xx	10	Р	Requires PREG = 1
parameter AUTORESET_PRIORI		xx	xxx	xx	11	A:B	48-bits wide
output [29:0] ACOUT,	Configuring the Da equires setting 10 orts and paramet	-00	_	er must no			selected, the JLT must be set
C output [29:0] ACOUT, output [17:0] BCOUT, output CARRYCASCOUT, Output CARRYCASCOUT,	Configuring the D equires setting 10	-00	multipli	er must no			
(output [29:0] ACOUT, output [17:0] BCOUT, output CARRYCASCOUT,	Configuring the D equires setting 10 orts and paramet Notes: 1. When these da the input regis input recomme	00+ ers ta pins are not u ter must be selec ended settings we	multipli to NON	er must no E. uce leakage pov and RST input C[47:0] = all or	ver dissipation, control signals ies, CREG = 1, C	and USE_MU the data pin input must be tied Low. EC = 0, and RSTC	JLT must be set


parameter integer ACASCREG	= 1,	Table 2-4: OF	MODE Contro	Bits Select X M	Multiplexer Out	puts	
parameter integer $ADREG = 1$,	W OPMODE[8:7]	Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	X Multiplexer Output	Notes
parameter integer ALUMODERE	G = 1,	xx	ххх	xx	00	0	Default
<pre>parameter AMULTSEL = "A", parameter integer AREG = 1,</pre>		xx	xxx	01	01	м	Must select with OPMODE[3:2] = 01
parameter AUTORESET_PATDET		xx	ххх	xx	10	Р	Requires PREG = 1
parameter AUTORESET_PRIORIT	· · ·	xx	xxx	xx	11	A:B	48-bits wide
output [29:0] ACOUT, rec	", onfiguring the DS quires setting 10 rts and paramete	0+	_	er must no			selected, the JLT must be set
Contraction (Contraction) (Con	onfiguring the DS quires setting 10 rts and paramete	0+ ers	multipli to NON	er must no E.	ot be used,	and USE_MU	JLT must be set
Coutput [29:0] ACOUT, output [17:0] BCOUT, output CARRYCASCOUT, input [29:0] A, input [29:0] ACIN,	onfiguring the DS quires setting 10 rts and paramete Notes: 1. When these dat the input regist	0+ ers	multipli to NON	er must no E.	ver dissipation, control signals	and USE_MU	JLT must be set
output [29:0] ACOUT, output [17:0] BCOUT, output CARRYCASCOUT, input [29:0] A,	onfiguring the DS quires setting 10 rts and paramete Notes: 1. When these dat the input regist input recomme	0+ ers a pins are not u er must be selec nded settings wo re dedicated rou	multipli to NON	er must no E. uce leakage pov and RST input C[47:0] = all on	ver dissipation, control signals ies, CREG = 1, C	and USE_MU the data pin input must be tied Low. EC = 0, and RSTC	JLT must be set





Our first insight is that...

[build] so why not use program synthesis?

For those unfamiliar with program synthesis, I won't go into too much detail, but just know that [build] *solver aided program synthesis* is the process of...








Because configuring DSPs is so complicated, Xilinx provides...


);	assign CECARRYIN_in = (CECARRYIN !== 1'bx) && CECARRYIN; // rv
DSP48E2.v	// define constants	θ assign CECTRL_in = (CECTRL !== 1'bx) && CECTRL; // rv θ
	localparam MODULE_NAME = "DSP48E2";	assign CEC_in = (CEC !== 1'bx) && CEC; // rv 0
paran		assign CED_in = (CED !== 1'bx) && CED; // rv 0
// Convright (c) 1995/2017 Viliny Toc	<pre>// Parameter encodings and registers</pre>	assign CEINMODE_in = CEINMODE;
paran // All Right Reserved.	localparam AMULTSEL_A = 0;	assign CEM_in = (CEM !== 1'bx) && CEM; // rv 0
paran///	<pre>localparam AMULTSEL_AD = 1;</pre>	assign CEP_in = (CEP !== 1'bx) && CEP; // rv 0
	<pre>localparam AUTORESET_PATDET_NO_RESET = 0;</pre>	assign CLK_in = (CLK !== 1'bx) && (CLK ^ IS_CLK_INVERTED_REG);
paran// / // / Vendor : Xilinx	`endif	// rv 0 assign C_in[0] = (C[0] === 1'bx) C[0]; // rv 1
// \ \ \/ Version : 2017.3		assign C_in[10] = (C[10] === 1'bx) C[10]; // rv 1
Daran // \ Description : Xilinx Unified Simulation		а
// / / 48-bit Multi-Functional	assign ACIN_in = ACIN;	assign D_in[1] = (D[1] !== 1'bx) && D[1]; // rv θ
paran//// /\ Filename : DSP48E2.v	assign ALUMODE_in[0] = (ALUMODE[0] !== 1'bx) && (ALUMODE[0]	
	IS_ALUMODE_INVERTED_REG[0]); // rv 0	assign D_in[21] = (D[21] !== 1'bx) && D[21]; // rv 0
paran// \\	assign ALUMODE_in[1] = (ALUMODE[1] !== 1'bx) && (ALUMODE[1] IS_ALUMODE_INVERTED_REG[1]); // rv 0	A assign D_in[22] = (D[22] !== 1'bx) && D[22]; // rv θ assign D_in[23] = (D[23] !== 1'bx) && D[23]; // rv θ
paran///////////////////////////////////	assign ALUMODE_in[2] = (ALUMODE[2] !== 1'bx) && (ALUMODE[2] !	
parai	IS_ALUMODE_INVERTED_REG[2]); // rv 0	assign D_in[25] = (D[25] !== 1'bx) && D[25]; // rv 0
timescale 1 ps / 1 ps	assign ALUMODE_in[3] = (ALUMODE[3] !== 1'bx) && (ALUMODE[3]	
	IS_ALUMODE_INVERTED_REG[3]); // rv 0	assign D_in[2] = (D[2] !== 1'bx) && D[2]; // rv 0
`celldefine	assign A_in[0] = (A[0] === 1'bx) A[0]; // rv 1	assign D_in[3] = (D[3] !== 1'bx) && D[3]; // rv 0
and an entry of the second sec	assign A_in[10] = (A[10] === 1'bx) A[10]; // rv 1	assign D_in[4] = (D[4] !== 1'bx) && D[4]; // rv θ
OUTPUmodule DSP48E2 #('ifdef XIL_TIMING	assign A_in[11] = (A[11] === 1'bx) A[11]; // rv 1 assign A_in[12] = (A[12] === 1'bx) A[12]; // rv 1	assign D_in[5] = (D[5] !== 1'bx) && D[5]; // rv 0 assign D_in[6] = (D[6] !== 1'bx) && D[6]; // rv 0
	assign A_in[13] = (A[13] === 1'bx) A[13]; // rv 1	assign D_in[7] = (D[7] !== 1'bx) && D[7]; // rv 0
OUTPU, parameter LOC = "UNPLACED", endif	apple winted - (wind	assign D_in[8] = (D[8] !== 1'bx) && D[8]; // rv 0
Outpu parameter integer ACASCREG = 1,	assign B_in[3] = (B[3] === 1'bx) B[3]; // rv 1	assign D_in[9] = (D[9] !== 1'bx) && D[9]; // rv θ
parameter integer ADREG = 1,	assign B_in[4] = (B[4] === 1'bx) B[4]; // rv 1	assign INMODE_in[0] = (INMODE[0] !== 1'bx) && (INMODE[0] ^
parameter integer ALUMODEREG = 1,	assign B_in[5] = (B[5] === 1'bx) B[5]; // rv 1	IS_INMODE_INVERTED_REG[0]); // rv 0
parameter ANOLISEL - "A",	assign B_in[6] = (B[6] === 1'bx) B[6]; // rv 1 assign B_in[7] = (B[7] === 1'bx) B[7]; // rv 1	assign INMODE_in[1] = (INMODE[1] !== 1'bx) && (INMODE[1] ^ IS_INMODE_INVERTED_REG[1]); // rv θ
<pre>parameter integer AREG = 1, parameter AUTORESET_PATDET = "NO_RESET",</pre>	assign B_in[8] = (B[8] === 1'bx) B[8]; // rv 1	assign INMODE_in[2] = (INMODE[2] !== 1'bx) && (INMODE[2] ^
	assign B_in[9] = (B[9] === 1'bx) B[9]; // rv 1	IS_INMODE_INVERTED_REG[2]); // rv 0
input parameter AUTORESET_PRIORITY = "RESET", parameter A_INPUT = "DIRECT",	assign CARRYCASCIN_in = CARRYCASCIN;	assign INMODE_in[3] = (INMODE[3] !== 1'bx) && (INMODE[3] ^
Provide a second s	assign CARRYINSEL_in[0] = (CARRYINSEL[0] !== 1'bx) &&	IS_INMODE_INVERTED_REG[3]); // rv 0
1nput parameter BMULTSEL = "B",	CARRYINSEL[0]; // rv 0	assign INMODE_in[4] = (INMODE[4] !== 1'bx) && (INMODE[4] ^
input _o	assign CARRYINSEL_in[1] = (CARRYINSEL[1] !== 1'bx) &&	IS_INMODE_INVERTED_REG[4]); // rv 0
	CARRYINSEL[1]; // rv 0 assign CARRYINSEL_in[2] = (CARRYINSEL[2] !== 1'bx) &&	assign MULTSIGNIN_in = MULTSIGNIN; assign OPMODE_in[0] = (OPMODE[0] !== 1'bx) && (OPMODE[0] ^
input output [17:0] BCOUT,	CARRYINSEL[2]; // rv 0	IS_OPMODE_INVERTED_REG[0]); // rv 0
autout CARRYCASCOUT	assign CARRYIN_in = (CARRYIN !== 1'bx) && (CARRYIN ^	assign OPMODE_in[1] = (OPMODE[1] !== 1'bx) && (OPMODE[1] ^
input	IS_CARRYIN_INVERTED_REG); // rv 0	IS_OPMODE_INVERTED_REG[1]); // rv 0
innut	assign CEA1_in = (CEA1 !== 1'bx) && CEA1; // rv 0	assign OPMODE_in[2] = (OPMODE[2] !== 1'bx) && (OPMODE[2] ^
input input [29:0] A,	assign CEA2_in = (CEA2 !== 1'bx) && CEA2; // rv 0	IS_OPMODE_INVERTED_REG[2]); // rv 0
input [29:0] ACIN,	assign CEAD_in = (CEAD !== 1'bx) && CEAD; // rv 0	assign OPMODE_in[3] = (OPMODE[3] !== 1'bx) && (OPMODE[3] ^
••• input [3:0] ALUMODE, input [17:0] B,	assign CEALUMODE_in = (CEALUMODE !== 1'bx) && CEALUMODE; // =	TVIS_OFHODE_INVERIED_REG[3]); // TV 0
input [17:0] BCIN,	assign CEB1_in = (CEB1 !== 1'bx) && CEB1; // rv 0	
input [47:0] C,	assign CEB2_in = (CEB2 !== 1'bx) && CEB2; // rv 0	•••

a 1500 line simulation model of the DSP, which hardware designers use to validate their designs. But this is useful to us as well, because [build] ...

);	assign CECARRYIN_in = (CECARRYIN !== 1'bx) && CECARRYIN; // rv
module DSP48E2.v	<pre>// define constants</pre>	θ assign CECTRL_in = (CECTRL !== 1'bx) && CECTRL; // rv θ
	localparam MODULE_NAME = "DSP48E2";	assign CEC_in = (CEC !== 1'bx) && CEC; // rv 0
paran,		assign CED_in = (CED !== 1'bx) && CED; // rv 0
<pre>paran// Copyright (c) 1995/2017 Xilinx, Inc. paran// All Right Reserved.</pre>	<pre>// Parameter encodings and registers</pre>	assign CEINMODE_in = CEINMODE;
pulul// All Right Reserved.	localparam AMULTSEL_A = 0; localparam AMULTSEL_AD = 1;	assign CEM_in = (CEM !== 1'bx) && CEM; // rv 0 assign CEP_in = (CEP !== 1'bx) && CEP; // rv 0
paran//	localparam AUTORESET_PATDET_NO_RESET = 0;	assign CLK_in = (CLK !== 1'bx) && (CLK ^ IS_CLK_INVERTED_REG);
		// rv 0
paran//// \ / Vendor : Xilinx	`endif	assign C_in[0] = (C[0] === 1'bx) C[0]; // rv 1
Daran // \ \/ Version : 2017.3 Description : Xilinx Unified Simulation		assign C_in[10] = (C[10] === 1'bx) C[10]; // rv 1
// / / description : Attinx Unified Simulation	assign ACIN_in = ACIN;	a assign D_in[1] = (D[1] !== 1'bx) && D[1]; // rv 0
paran // // /\ Filename : DSP48E2.v	assign ALUMODE_in[0] = (ALUMODE[0] !== 1'bx) && (ALUMODE[0] ^	
\cdot $// \setminus \setminus / \setminus$	IS_ALUMODE_INVERTED_REG[0]); // rv 0	assign D_in[21] = (D[21] !== 1'bx) && D[21]; // rv 0
paran (/ \\	assign ALUMODE_in[1] = (ALUMODE[1] !== 1'bx) && (ALUMODE[1] ^	
paran ///////////////////////////////////	IS_ALUMODE_INVERTED_REG[1]); // rv 0 assign ALUMODE_in[2] = (ALUMODE[2] !== 1'bx) && (ALUMODE[2] ^	assign D_in[23] = (D[23] !== 1'bx) && D[23]; // rv 0 assign D_in[24] = (D[24] !== 1'bx) && D[24]; // rv 0
Para	IS_ALUMODE_INVERTED_REG[2]); // rv 0	assign D_in[25] = (D[25] !== 1'bx) && D[25]; // rv 0
<pre>`timescale 1 ps / 1 ps</pre>	assign ALUMODE_in[3] = (ALUMODE[3] !== 1'bx) && (ALUMODE[3] ^	
	IS_ALUMODE_INVERTED_REG[3]); // rv 0	assign D_in[2] = (D[2] !== 1'bx) && D[2]; // rv 0
	vide the formal semantics of beh ecessary for automated reasoning	
outpu iffer s outpu parame endf outpu parame endf parame outpu parame endf parame endf e	vide the formal semantics of beh ecessary for automated reasoning	g!
outputed Simulation models pro outputed Simulation models pro outputed parameter parameter new parameter	ecessary for automated reasoning	g!
outpu sodute s outpu indef a outpu contract of some source of the source	assign 5_in[5] = (8[5] == 1*bx) 8[5]; // rv 1 assign 5_in[6] = (8[5] == 1*bx) 8[5]; // rv 1	Simple inverted Reg(0); // rv 0 MODE[0] ^ assign invoce_in[1] = (Invoce[1] !== 1'bx) && (Invoce[1] ^
outpu outpu simulation models pro outpu parane ne outpu parane ne outpu parane ne parane integer ALUMODERE6 = 1, parameter ANUTSEL = "A", parameter finteger ALEG = 1, ne	assign <u>s_in[5]</u> = (<u>b[5]</u> === 1 ^t ba) <u>b[5]</u> ; // rv 1 assign <u>s_in[6]</u> = (<u>b[6]</u> === 1 ^t ba) <u>b[6]</u> ; // rv 1 assign <u>s_in[7]</u> = (<u>b[7]</u> === 1 ^{tba}) <u>b[7]</u> ; // rv 1	G: Is_INNODE_INVERTED_REG[0]); // rv 0 assign INMODE[1] = (INMODE[1] !== 1*bx) && (INMODE[1] ^ Is_INNODE_INVERTED_REG[1]); // rv 0
outpu modute s Simulation models pro outpu modified and a simulation models pro outpu paramet parameter integer ALUMODEREG = 1, parameter ANULISEL = "A", parameter ANULISEL = "A", parameter ANULISEL = "A",	assign 8.in[5] = (8[5] == 1*bx) 8[5]; // rv 1 assign 8.in[6] = (8[6] == 1*bx) 8[7]; // rv 1 assign 8.in[6] = (8[6] == 1*bx) 8[7]; // rv 1 assign 8.in[6] = (8[6] == 1*bx) 8[7]; // rv 1	Sister Structure Image: Signame
outpu outpu outpu oided x Simulation models pro outpu paramet outpu paramet parameter AUUSEL = "A", parameter AUUSEL = "A", parameter AUUSEL = "A", parameter AUOSESTE, PATOET = "NO, RESET", parameter AUTORESET, PATOET = "NO, RESET",	eccessary for automated reasoning assign & in[5] = (0[5] === 1*bx) b[5]; // rv 1 assign & in[5] = (0[5] === 1*bx) b[5]; // rv 1 assign & in[7] = (0[7] === 1*bx) b[7]; // rv 1 assign & in[3] = (0[6] === 1*bx) b[7]; // rv 1 assign & in[3] = (0[6] === 1*bx) b[7]; // rv 1	G: IS_INNODE_INVERTED_REG[0]); // rr 0 assign INMODE_in[1] = (INMODE[1] != 1 th DX) && (INMODE[1] ^ IS_INNODE_INVERTED_REG[1]); // rr 0 assign INMODE_in[2] = (INMODE[2] !== 1 th DX) && (INMODE[2] ^ IS_INNODE_INVERTED_REG[2]); // rr 0
outpu outpu outpu oided a Simulation models pro outpu paramet outpu paramet parameter AUUSEL = "A", parameter reger ALUMODERE6 = 1, parameter reger ALEG = 1, parameter AUUSEL = "A", parameter AUTOREST PATOET = "NO_RESET", parameter AUTOREST PATOET = "NO_RESET", parameter AUMOSET = "DIRECT", parameter AUMOSET = "DIRECT", parameter AUMOSET = "DIRECT",	assign B_in[5] = (B[5] === 1*bx) B[5]; // rv 1 assign B_in[5] = (B[5] === 1*bx) B[5]; // rv 1 assign B_in[5] = (B[5] === 1*bx) B[5]; // rv 1 assign B_in[5] = (B[5] === 1*bx) B[7]; // rv 1 assign B_in[5] = (B[5] === 1*bx) B[5]; // rv 1 assign CARFVCASCIL, in = CARFVCASCIN; assign CARFVCASCIN; in = CARFVCASCIN;	G! IS_INNOE_INVERTED_REG[0]; // rv 0 assign INNOE_in[1] = (INNOE[1] != 1 th bX) && [INNOE[1] ^ IS_INNOE_INVERTED_REG[1]; // rv 0 assign INNOEE_in[2] = (INNOE[2] !== 1 th bX) && [INNOE[2] ^ iS_INNOE_INVERTED_REG[2]; // rv 0 assign INNOEE_in[3] = (INNOE[3] !== 1 th bX) && [INNOE[3] ^ IS_INNOEE_INVERTED_REG[3]; // rv 0
outpu ifder x outpu parint outpu parameter parameter integer ALUNOBERG = 1, parameter ANULTSEL = "A", parameter ANULTSEL = "A", parameter ANULTSEL = "A", parameter ANUTSEL = "A", parameter ANUTSEL = "A", parameter ANUTSEL = "BURKTY = "RESET", parameter FUNTSEL = "B", input parameter BULTSEL = "B",		Sister Structure NHODE[0] / / rv 0 assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ Is_NIMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^
outpu inder a outpu parameter outpu parameter integer ALUNOBEREG = 1, parameter ANULISEL = "A", parameter ANULISEL = "A", parameter ANULISEL = "A", parameter ANULISEL = "A", parameter ANULISEL = "B", input parameter Integer ALUNOEREG = 1, parameter ANULISEL = "B", input parameter Integer BLASCEREE = 1, parameter INTEGER = "B", input		<pre>G! IS_INHODE_INVERTED_REG[0]; // rv 0 assign INHODE_in[i] = (INHODE[i] != 1*bx) && (INHODE[1] ^ IS_INHODE_INVERTED_REG[1]; // rv 0 assign INHODE_in[i] = (INHODE[2] != 1*bx) && (INHODE[2] ^ assign INHODE_in[i] = (INHODE[3] != 1*bx) && (INHODE[3] ^ assign INHODE_in[i] = (INHODE[4] != 1*bx) && (INHODE[3] ^ assign INHODE_in[i] = (INHODE[4] != 1*bx) && (INHODE[3] ^ assign INHODE_in[i] = (INHODE[4] != 1*bx) && (INHODE[4] ^ Construction INHODE[5] // rv 0</pre>
outpu inder x outpu parameter outpu parameter ANULTSEL = "A", parameter ANULTSEL = "B", input parameter ANULTSEL = "B", parameter ANULTS	ECCESSARY for automated reasoning assign $B_in[5] = (B[5] == 1^kb_i) B[5] // v_i 1$ assign $B_in[6] = (B[6] == 1^kb_i) B[6] // v_i 1$ assign $B_in[6] = (B[6] === 1^kb_i) B[6] // v_i 1$ assign $B_in[6] = (B[6] === 1^kb_i) B[6] // v_i 1$ assign CARRVISEL $in[6] = (CARRVISEL[6] == 1^kb_i) & dd$ CARRVISEL[6] // v_i 0 assign CARRVISEL $in[6] = (CARRVISEL[6] == 1^kb_i) & dd$ CARRVISEL[1] // v_i 0	Sister Structure NHODE[0] / / rv 0 assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ Is_NIMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^
outpu outpu outpu paramet outpu parameter outpu parameter integer ALWODEREG = 1, parameter ANULISEL = "A", parameter ANULISEL = "A", parameter ANUDESET, PATOESET, parameter ANTORESET, PATOESET, parameter Integer EASCREE = 1, parameter Integer EASCREE = 1, parameter ANTORESET, PATOESET, parameter ANTORESET, PATOESET, parameter ONE (PATOESET, PATOESET, PATOE		g! is_invoce_inverted_REG[0]; // rv 0 assign invoce_in[1] = (INVODE[1] != 1'bx) && (INVODE[1] ^ is_invoce_inverted_REG[1]; // rv 0 assign invoce_in[2] = (INVODE[2] != 1'bx) && (INVODE[2] ^ is_invoce_inverted_REG[2]; // rv 0 assign invoce_in[3] = (INVODE[3] != 1'bx) && (INVODE[3] ^ is_invoce_inverted_REG[3]; // rv 0 assign invoce_in[4] = (INVODE[4] != 1'bx) && (INVODE[4] ^ is_invoce_inverted_REG[4]); // rv 0 assign OPMODE_in[6] = (OPMODE[6] != 1'bx) && (OPMODE[6] ^ is_opmode_inverted_REG[4]); // rv 0
output output output Simulation models produced by the second by t	eccessary for automated reasoning assign $\mathbf{E}_{in}[5] = (\mathbf{e}[5] == 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{e}[5] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{e}[5] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{e}[5] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{e}[5] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{e}[5] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{c}[6] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{c}[6] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{c}[6] = (\mathbf{c}[6] / \mathbf{e}[1] = 1^{i}\mathbf{bx}) \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / e$	SI IS_INNODE_INVERTED_REG[0]); // rv 0 assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ IS_INMODE_INVERTED_REG[1]); // rv 0 assign INMODE_in[2] = (INMODE[1] := 1'bx) && (INMODE[2] ^ IS_INMODE_INVERTED_REG[1]); // rv 0 assign INMODE_in[3] = (INMODE[4] := 1'bx) && (INMODE[3] ^ IS_INMODE_INVERTED_REG[4]); // rv 0 assign INMODE_in[3] = (OMMODE[4] := 1'bx) && (INMODE[4] ^ IS_INMODE_INVERTED_REG[4]); // rv 0 assign OMUTIGUENTIA := NULTIGUENTIA assign OMUTIGUENTIA := NULTIGUENTIA := NULTIG
outpu outpu outpu parameter outpu parameter ANULTSEL = "A", parameter ANULTSEL = "B", input parameter ANULTSEL = "B", input parameter ANULTSEL = "B", input parameter ANULTSEL = "B", input output [28:0] ACOUT, output (28:0] ACOUT, output (28:0] ACOUT, input 	eccessary for automated reasoning assign 8_in[5] = (8[5] == 1*bx) 8[5] // rv 1 assign 8_in[6] = (8[5] === 1*bx) 8[5] // rv 1 assign 8_in[6] = (8[6] === 1*bx) 8[5] // rv 1 assign 8_in[6] = (6[6] === 1*bx) 8[5] // rv 1 assign 6_in[6] = (6[6] === 1*bx) 8[5] // rv 1 assign CARRYLSEL_in[6] = (CARRYLSEL[6] !== 1*bx) && CARRYLSEL[6] // rv 0 assign CARRYLSEL_in[1] = (CARRYLSEL[1] !== 1*bx) && CARRYLSEL[1] // rv 0 assign CARRYLSEL_in[2] = (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[1] // rv 0 assign CARRYLSEL[1] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[1] // rv 0 assign CARRYLSEL[1] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[1] // rv 0 assign CARRYLSEL[1] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[1] // rv 0 assign CARRYLSEL[1] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] // rv 0 assign CARRYLSEL[1] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] // rv 0 assign CARRYLSEL[1] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] // rv 0 assign CARRYLSEL[1] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] // rv 0 assign CARRYLSEL[2] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] // rv 0 assign CARRYLSEL[2] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] // rv 0 assign CARRYLSEL[2] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] // rv 0 assign CARRYLSEL[2] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] // rv 0 assign CARRYLSEL[2] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] // rv 0 assign CARRYLSEL[2] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] /= (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] /= (CARRYLSEL[2] != (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] /= (CARRYLSEL[2] != (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] != (CARRYLSEL[2] != (CARRYLSEL[2] !== 1*bx) && CARRYLSEL[2] != (CARRYLSEL[2] != (CARRYLSEL[2] != (CARRYLSEL[2] !== (CARRYLSEL[2] !== (CARRYLSEL[2] !== (CARRYLSEL[2] != (CARRYLSEL[2] !== (CARRYLSEL	g! is_imode_inverted_REG[0]; // rv 0 assign IMMODE_in[1] = (IMMODE[1] != 1*bx) && (IMMODE[1] ^ assign IMMODE_in[2] = (IMMODE[1] != 1*bx) && (IMMODE[1] ^ assign IMMODE_in[2] = (IMMODE[2] != 1*bx) && (IMMODE[2] ^ assign OMMODE_in[2] = (IMMODE[2] != 1*bx) && (IMMODE[2] ^ assign OMMODE_in[2] = (IMMODE[2] != 1*bx) && (OMMODE[2] ^ assign OMMODE_in[2] = (IMMODE[2] != 1*bx) && (OMMODE[2] ^ assign OMMODE_in[2] = (OMMODE[2] != 1*bx) && (OMMODE[2] ^ assign OMMODE_in[2] = (IMMOSTANDE) / rv 0 assign OMMODE_in[2] = (IMMOSTANDE) / rv 0 assign OMMODE_in[2] := 1*bx) && (OMMODE[2] ^ Is_OMMODE_INVERTED_REG[2]) // rv 0 assign OMMODE_in[2] := 1*bx) && (OMMODE[2] ^ Is_OMMODE_INVERTED_REG[2]) // rv 0 assign OMMODE_in[2] := 1*bx) && (OMMODE[2] ^ Some interted
output output output Simulation models produced by the second by t	eccessary for automated reasoning assign $\mathbf{E}_{in}[5] = (\mathbf{e}[5] == 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{e}[5] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{e}[5] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{e}[5] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{e}[5] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{e}[5] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{c}[6] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{c}[6] === 1^{i}\mathbf{bx}) \mathbf{e}[5] // rv 1$ assign $\mathbf{E}_{in}[6] = (\mathbf{c}[6] = (\mathbf{c}[6] / \mathbf{e}[1] = 1^{i}\mathbf{bx}) \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] / \mathbf{e}[6] \mathbf{e}[6] / $	SI IS_INNODE_INVERTED_REG[0]); // rv 0 assign INMODE_in[1] = (INMODE[1] != 1'bx) && (INMODE[1] ^ IS_INMODE_INVERTED_REG[1]); // rv 0 assign INMODE_in[2] = (INMODE[1] := 1'bx) && (INMODE[2] ^ IS_INMODE_INVERTED_REG[1]); // rv 0 assign INMODE_in[3] = (INMODE[4] := 1'bx) && (INMODE[3] ^ IS_INMODE_INVERTED_REG[4]); // rv 0 assign INMODE_in[3] = (OMMODE[4] := 1'bx) && (INMODE[4] ^ IS_INMODE_INVERTED_REG[4]); // rv 0 assign OMUTIGUENTIA := NULTIGUENTIA assign OMUTIGUENTIA := NULTIGUENTIA := NULTIG
outpu outpu ifder x outpu parmet outpu parmet p	eccessary for automated reasoning assign & in[5] = (0[5] == 1*bx) 0[5]; // rv 1 assign & in[6] = (0[5] === 1*bx) 0[5]; // rv 1 assign & in[7] = (0[7] === 1*bx) 0[7]; // rv 1 assign & in[8] = (0[6] === 1*bx) 0[7]; // rv 1 assign CARR/CASEL, in = CARR/CASEL; assign CARR/CASEL, in = CARR/CASEL; assign CARR/CASEL, in[0] = (CARR/INSEL[1] !== 1*bx) && CARR/INSEL[1]; // rv 0 assign CARR/INSEL, in [C] = (CARR/INSEL[2] !== 1*bx) && CARR/INSEL[2]; // rv 0 assign CARR/IN = (CARR/INSEL[2] !== 1*bx) && CARR/INSEL[2]; // rv 0 assign CARR/IN = (CARR/IN !== 1*bx) && CARR/INSEL[2]; // rv 0 assign CAL, in = (CARR/IN !== 1*bx) && carries CAL, in = (CARR/IN !== 1*bx) && assign CAL, in = (CARR/IN !== 1*bx) && assign CAL, in = (CARR != 1*bx) && (CALR ! // rv 0 assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0 assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0 assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0 assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0 assign CAL, in = (CAR != 1*bx) && (CAL !/ rv 0) assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL != 1*bx) &&	Sis_INNODE_INVERTED_REG[0]); // rv 0 INNODE[0] ^ assign INNODE_in[1] = (INNODE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INVERTED_REG[1]); // rv 0 assign INNODE_in[1] = (INNODE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INDE[INNODE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INDE[INNOE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INDE[INNOE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INTERCE[INNOE[1] != 1'bx) && (INNODE[4] ^ is_INDINODE_INTERCE[INNOE[1] != 1'bx) && (INNODE[6] ^ is_INDINCE_INTERCE[INNOE[1] != 1'bx) && (OPNODE[0] ^ is_Sign NUNTSCHILL in = NUNTSCHILL; assign INNESSENT_IN = NUNTSCHILL; assign OPNODE_INTERCE[I]; // rv 0 assign OPNODE_INTERCE[I]; // rv 0 </td
outputer Simulation models provide a strain of the str	eccessary for automated reasoning assign 8_in[5] = (8[5] == 1*bx) 8[5] // rv 1 assign 8_in[6] = (8[5] === 1*bx) 8[5] // rv 1 assign 8_in[7] = (8[7] === 1*bx) 8[5] // rv 1 assign 8_in[8] = (8[6] === 1*bx) 8[5] // rv 1 assign 8_in[8] = (8[6] === 1*bx) 8[5] // rv 1 assign CARPYLSEL_in[6] = (CARPYLSEL[6] !== 1*bx) && CARPYLSEL[6] // rv 0 assign CARPYLSEL_in[7] = (CARPYLSEL[6] !== 1*bx) && CARPYLSEL[1] // rv 0 assign CARPYLSEL_in[7] = (CARPYLSEL[2] !== 1*bx) && CARPYLSEL[1] // rv 0 assign CARPYLSEL[in[2] = (CARPYLSEL[2] != 1*bx) && CARPYLSEL[1] // rv 0 assign CARPYLSEL[in[2] = (CARPYLSEL[2] != 1*bx) && CARPYLSEL[1] // rv 0 assign CARPYLSEL[in[2] = (CARPYLSEL[2] != 1*bx) && CARPYLSEL[1] // rv 0 assign CARPITSEL[in[2] = (CARPYLSEL[2] != 1*bx) && CARPYLSEL[in] // rv 0 assign CEAL[in = (CARL !== 1*bx) && CEAL[// rv 0	Sis_INNODE_INVERTED_REG[0]); // rv 0 INNODE[0] ^ assign INNODE_in[1] = (INNODE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INVERTED_REG[1]); // rv 0 assign INNODE_in[1] = (INNODE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INDE[INNODE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INDE[INNOE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INDE[INNOE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INTERCE[INNOE[1] != 1'bx) && (INNODE[4] ^ is_INDINODE_INTERCE[INNOE[1] != 1'bx) && (INNODE[6] ^ is_INDINCE_INTERCE[INNOE[1] != 1'bx) && (OPNODE[0] ^ is_Sign NUNTSCHILL in = NUNTSCHILL; assign INNESSENT_IN = NUNTSCHILL; assign OPNODE_INTERCE[I]; // rv 0 assign OPNODE_INTERCE[I]; // rv 0 </td
outpu outpu ifder x outpu parmet outpu parmet p	eccessary for automated reasoning assign & in[5] = (0[5] == 1*bx) 0[5]; // rv 1 assign & in[6] = (0[5] === 1*bx) 0[5]; // rv 1 assign & in[7] = (0[7] === 1*bx) 0[7]; // rv 1 assign & in[8] = (0[6] === 1*bx) 0[7]; // rv 1 assign CARR/CASEL, in = CARR/CASEL; assign CARR/CASEL, in = CARR/CASEL; assign CARR/CASEL, in[0] = (CARR/INSEL[1] !== 1*bx) && CARR/INSEL[1]; // rv 0 assign CARR/INSEL, in [C] = (CARR/INSEL[2] !== 1*bx) && CARR/INSEL[2]; // rv 0 assign CARR/IN = (CARR/INSEL[2] !== 1*bx) && CARR/INSEL[2]; // rv 0 assign CARR/IN = (CARR/IN !== 1*bx) && CARR/INSEL[2]; // rv 0 assign CAL, in = (CARR/IN !== 1*bx) && carries CAL, in = (CARR/IN !== 1*bx) && assign CAL, in = (CARR/IN !== 1*bx) && assign CAL, in = (CARR != 1*bx) && (CALR ! // rv 0 assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0 assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0 assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0 assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0 assign CAL, in = (CAR != 1*bx) && (CAL !/ rv 0) assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL != 1*bx) && (CAL !/ // rv 0) assign CAL, in = (CAR != 1*bx) && (CAL != 1*bx) &&	Sis_INNODE_INVERTED_REG[0]); // rv 0 INNODE[0] ^ assign INNODE_in[1] = (INNODE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INVERTED_REG[1]); // rv 0 assign INNODE_in[1] = (INNODE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INDE[INNODE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INDE[INNOE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INDE[INNOE[1] != 1'bx) && (INNODE[1] ^ is_INNODE_INTERCE[INNOE[1] != 1'bx) && (INNODE[4] ^ is_INDINODE_INTERCE[INNOE[1] != 1'bx) && (INNODE[6] ^ is_INDINCE_INTERCE[INNOE[1] != 1'bx) && (OPNODE[0] ^ is_Sign NUNTSCHILL in = NUNTSCHILL; assign INNESSENT_IN = NUNTSCHILL; assign OPNODE_INTERCE[I]; // rv 0 assign OPNODE_INTERCE[I]; // rv 0 </td



This leads us to our second insight, which is that we can ...



Using these two insights, we build Lakeroad, which is...

VorkloadSigned?# StagesYosysSOTALakeroad $(d + a) * b) c$ X11 DSP, 20 LUT1 DSP, 10 LUT1 DSP $(d - a) * b) c$ \checkmark 21 DSP, 20 LUT1 DSP, 10 LUT1 DSP $(d - a) * b) ^ c$ \checkmark 31 DSP, 22 LUT2 DSP, 11 LUT1 DSP
$(d - a) * b) c \sqrt{2}$ 1 DSP, 20 LUT 1 DSP, 10 LUT 1 DSP $(d - a) * b) \wedge c \sqrt{2}$ 1 DSP 22 LUT 2 DSP 11 LUT 1 DSP
(d - a) * b) ^ c √ 3 1 DSP, 22 LUT 2 DSP, 11 LUT 1 DSP
(d + a) * b) & c √ 3 1 DSP, 22 LUT 2 DSP, 11 LUT 1 DSP
(d + a) * b) ^ c X 2 1 DSP, 18 LUT 1 DSP, 9 LUT 1 DSP

Initial results with Lakeroad suggest that Lakeroad is able to find mappings that other tools do not, successfully mapping designs onto [build] a single DSP when other tools [build] fail to do so.

	→ Why Now? -	Case Study: Lakeroad	Call to Action
--	--------------	----------------------	----------------


Workload	Signed?	# Stages	Yosys	SOTA	Lakeroad
((d + a) * b) c	Х	1	1 DSP, 20 LUT	1 DSP, 10 LUT	1 DSP
((d - a) * b) c	\checkmark	2	1 DSP, 20 LUT	1 DSP, 10 LUT	1 DSP
((d - a) * b) ^ c	\checkmark			2 DSP, 11 LUT	
((d + a) * b) & c	\checkmark			2 DSP, 11 LUT	
((d + a) * b) ^ c	Х			1 DSP, 9 LUT	


Generating Compilers ------> Why Now? ------> Case Study: Lakeroad ------> Call to Action


Workload	Signed?	# Stages	Yosys	SOTA	Lakeroad
((d + a) * b) c	X	1	1 DSP, 20 LUT	1 DSP, 10 LUT	1 DSP
((d - a) * b) c	\checkmark			1 DSP, 10 LUT	
((d - a) * b) ^ c	\checkmark			2 DSP, 11 LUT	
((d + a) * b) & c	\checkmark	3	1 DSP, 22 LUT	2 DSP, 11 LUT	1 DSP
((d + a) * b) ^ c	Х	2	1 DSP, 18 LUT	1 DSP, 9 LUT	1 DSP


How does Lakeroad support the thesis of this talk? We claim that [build] ... Lakeroad exemplifies this directly, by [build] automatically enabling compilation...


Furthermore, we claim that [build] ... Which Lakeroad demonstrates by showing that [build] automated methods are...












Now finally,



Let's conclude with a call to action.




In conclusion, I want to end where we began.


I believe the hardware lottery is a direct challenge to our community.

If there's one message I want to leave you with today, it's this:

[build] It's on on all of us in this room to fight against the hardware lottery, by making sure that practitioners in all fields have the hardware and compilers they need to advance their research.

What I've proposed today—automatically generating compilers from formal models of hardware—is just one possible solution. Whether or not you agree with the solution, I hope you'll agree with the larger goal of ending the hardware lottery once and for all.





Thank you, everybody!